A Multifunctional Processing Board for the Fast Track Trigger of the H1 Experiment
نویسندگان
چکیده
The electron-proton collider HERA is being upgraded to provide higher luminosity from the end of the year 2001. In order to enhance the selectivity on exclusive processes a Fast Track Trigger (FTT) with high momentum resolution is being built for the H1 Collaboration. The FTT will perform a 3-dimensional reconstruction of curved tracks in a magnetic field of 1.1 Tesla down to 100 MeV in transverse momentum. It is able to reconstruct up to 48 tracks within 23 μs in a high track multiplicity environment. The FTT consists of two hardware levels L1, L2 and a third software level. Analog signals of 450 wires are digitized at the first level stage followed by a quick lookup of valid track
منابع مشابه
A Fast High Resolution Track Trigger for the H1 Experiment
After 2001 the upgraded ep collider HERA will provide an about five times higher luminosity for the two experiments H1 and ZEUS. In order to cope with the expected higher event rates the H1 collaboration is building a track based trigger system, the Fast Track Trigger (FTT). It will be integrated in the first three levels (L1–L3) of the H1 trigger scheme to provide higher selectivity for events...
متن کاملThe H1 First Level Fast Track Trigger
The HERA collider has recently been upgraded to produce a factor of approximately 5 more luminosity. In parallel, upgrades to the H1 detector and trigger have been necessary. One of the projects was the design of an improved Fast Track Trigger (FTT) which should replace the old track trigger and is based on the central drift chambers of the H1 experiment. This work describes the design and expe...
متن کاملThe Backward Silicon Track Trigger of the HERA Experiment H1
The Backward Silicon Tracker of the H1 experiment is being used in conjunction with a lead-fiber Calorimeter for detailed investigations of inclusive deeply inelastic scattering of leptons from protons, e±P → e±X, and of charm production at small values of the Bjorken variable x, x ≤ 10−3. In this thesis the development of a trigger for the Backward Silicon Tracker is described. The detector wa...
متن کاملThe Architecture of the ZEUS Micro Vertex Detector DAQ and Second Level Global Track Trigger
The architecture of the ZEUS Micro Vertex Detector data acquisition system and the implementation of its second level trigger, the ZEUS Global Track Trigger are described. Data from the vertex detectors HELIX read-out chips, corresponding to 200k channels, are digitized by 3 crates of ADCs which perform noise and pedestal subtraction, and data suppression and compaction. PowerPC VME board compu...
متن کاملFPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing
This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...
متن کامل